Altera Arria V Avalon-ST - Manual (Page 216)

ebfm_log_stop_sim Verilog HDL Function
The
ebfm_log_stop_sim
procedure stops the simulation.
Location altpcietb_bfm_driver_rp.v
Syntax Verilog VHDL:
return:=ebfm_log_stop_sim(success
);
Argument success When set to a 1, this process stops the simulation with a
message indicating successful completion. The message is
prefixed with
SUCCESS
:.
Otherwise, this process stops the simulation with a message
indicating unsuccessful completion. The message is prefixed
with
FAILURE
:.
Return Always 0 This value applies only to the Verilog HDL function.
ebfm_log_set_suppressed_msg_mask #Verilog HDL Function
The
ebfm_log_set_suppressed_msg_mask
procedure controls which message types are suppressed.
Location altpcietb_bfm_driver_rp.v
Syntax
bfm_log_set_suppressed_msg_mask (msg_mask)
Argument msg_mask This argument is
reg [EBFM_MSG_ERROR_CONTINUE: EBFM_
MSG_DEBUG].
A 1 in a specific bit position of the
msg_mask
causes messages
of the type corresponding to the bit position to be suppressed.
ebfm_log_set_stop_on_msg_mask Verilog HDL Function
The
ebfm_log_set_stop_on_msg_mask
procedure controls which message types stop simulation. This
procedure alters the default behavior of the simulation when errors occur as described in the BFM Log
and Message Procedures.
Location altpcietb_bfm_driver_rp.v
Syntax ebfm_log_set_stop_on_msg_mask (msg_mask)
Argument msg_mask This argument is
reg [EBFM_MSG_ERROR_CONTINUE:EBFM_
MSG_DEBUG]
.
A 1 in a specific bit position of the
msg_mask
causes messages
of the type corresponding to the bit position to stop the
simulation after the message is displayed.
16-46 ebfm_log_stop_sim Verilog HDL Function
2014.12.15
Altera Corporation Testbench and Design Example
Send Feedback