beautypg.com

C. additional information, Revision history for the avalon-mm interface, Additional information – Altera Stratix V Avalon-MM Interface for PCIe Solutions User Manual

Page 177

background image

Additional Information

C

2014.12.15

UG-01097_avmm

Subscribe

Send Feedback

Revision History for the Avalon-MM Interface

Date

Version

Changes Made

2014.12.15

14.1

Made the following changes to the user guide:
• Added statement that the bottom left hard IP block includes the

CvP functionality for flip chip packages. For other package types,

the CvP functionality is in the bottom right block.

• Corrected bit definitions for

CvP Status

register.

• Updated definition of

CVP_NUMCLKS

in the

CvP Mode Control

register.

• Added definitions for

test_in[2]

,

test_in[6]

and

test_in[7]

.

• Added note that for Root Ports, when the Slot Power register is

enabled, the Command Completed Interrupt Enable bit of the Slot

Control register remains Read/Write. It should be hardwired to

1'b0.

• Removed requirement that

TxsWrite_i

be asserted continuously

throughout a write burst.

TxsWrite_i

may be deasserted and

reasserted during a burst.

• Added figure showing connectivity for the Transceiver Reconfigu‐

ration Controller and Altera PCIe Reconfig Driver IP Cores to the

Gettting Started chapter.

• Removed Maximum and High settings from the RX Buffer credit

allocation -performance for received requests setting. These

settings are not available for the Avalon-MM interface and could

lead to data corruption.

• Revised Receiving a Completion TLP under Programming Model

for Avalon-MM Root Port to cover read and non-posted

completions.

©

2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

This manual is related to the following products: