Maxim Integrated DS33Z41 - Manual (Page 131)

DS33Z41 Quad IMUX Ethernet Mapper
131 of 167
Register Name:
Reserved
Register Description: MAC Reserved Control Register
Register Address: 010Ch (indirect)
010Ch:
Bit
# 31 30 29 28 27 26 25 24
Name Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
Default 0 0 0 0 0 0 0 0
010Dh:
Bit
# 23 22 21 20 19 18 17 16
Name Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
Default 0 0 0 0 0 0 0 0
010Eh:
Bit
# 15 14 13 12 11 10 09 08
Name Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
Default 0 0 0 0 0 0 0 0
010Fh:
Bit
# 07 06 05 04 03 02 01 00
Name Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
Default 0 0 0 0 0 0 0 0
Note: Addresses 10Ch through 10Fh must each be initialized with all ones (FFh) for proper software-mode
operation.