beautypg.com

NEC PD75402A User Manual

Page 97

background image

86

CHAPTER 5. PERIPHERAL HARDWARE FUNCTIONS

Signal from address comparator (R)

Clearing Conditions (COI = 0)

Setting Condition (COI = 1)

When slave address register (SVA) and
shift register data do not match.

COI*

When slave address register (SVA) and shift
register data match.

Shift Register

Operation

Serial Clock

Counter

IRQCSI Flag

SO/SB0 & SI Pins

Shift operation
enabled

1

CSIE

Count operation

Settable

Function in each
mode plus port 0
function

*

A CIO read is valid only before the start of after completion of a serial transfer. During a transfer an indeterminate

value will be read.

Also, COI data written by an 8-bit manipulation instruction is ignored.

Serial interface operation enable/disable specification bit (W)

This manual is related to the following products: