Altera RapidIO II MegaCore Function User Manual
Page 97

Chapter 4: Functional Description
4–55
Logical Layer Interfaces
August 2014
Altera Corporation
RapidIO II MegaCore Function
User Guide
Table 4–30
lists the format of the specific_header field.
Table 4–30. specific_header Fields in gen_rx_hd_data Bus (Part 1 of 2)
ftype
Field
specific_header Bits
2, 5, or 6
ttype[3:0]
[63:60]
size[3:0]
[59:56]
transactionID[7:0]
[55:48]
address[28:0]
[47:19]
wdptr
[18]
xamsbs[1:0]
[17:16]
Reserved[15:0]
[15:0]
7
XON/XOFF
[63]
FAM[2:0]
[62:60]
Reserved[3:0]
[59:56]
flowID[6:0]
[55:49]
soc
[48]
Reserved[47:0]
[47:0]
8
ttype[3:0]
[63:60]
status[3:0]
or size[3:0]
[59:56]
transactionID[7:0]
[55:48]
hop_count[7:0]
[47:40]
config_offset[20:0]
[39:19]
wdptr
[18]
Reserved[17:0]
[17:0]
9
cos[7:0]
[63:56]
S
[55]
E
[54]
xtype[2:0]
[53:51]
xh
[50]
O
[49]
P
[48]
streamID[15:0]
[47:32]
TM_OP[3:0]
[31:28]
reserve
[27]
wildcard[2:0]
[26:24]
mask[7:0]
[23:16]
parameter1[7:0]
[15:8]
parameter2[7:0]
[7:0]
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)