Table 4–12 – Altera RapidIO II MegaCore Function User Manual
Page 72
4–30
Chapter 4: Functional Description
Logical Layer Interfaces
RapidIO II MegaCore Function
August 2014
Altera Corporation
User Guide
Avalon-MM value combinations not listed in
flag interrupts in the
RapidIO II IP core. For more information about the relevant interrupts, refer to
Table 4–12. I/O Logical Layer Slave Write Request Size Encoding II (Part 1 of 2)
Avalon-MM Signal Values
RapidIO Header Field Values
burstcount
(Decimal,
128-bit units)
byteenable (16'hxxxx)
wdptr
(1'bx)
wrsize
(4'bxxxx)
address[0]
(rio_addr[3])
Initial
Final
2
FF00
00FF
1
1011
1
FFFF
0
1100
1
FFFF
00FF
0
1100
0
FFFF
0
1100
0
3
FF00
00FF
0
1100
1
FFFF
1
1100
1
FFFF
00FF
1
1100
0
FFFF
1
1100
0
4
FF00
00FF
1
1100
1
FFFF
1
1100
1
FFFF
00FF
1
1100
0
FFFF
1
1100
0
5
FF00
00FF
1
1100
1
FFFF
1
1101
1
FFFF
00FF
1
1101
0
FFFF
1
1101
0
6
FF00
00FF
1
1101
1
FFFF
1
1101
1
FFFF
00FF
1
1101
0
FFFF
1
1101
0
7
FF00
00FF
1
1101
1
FFFF
1
1101
1
FFFF
00FF
1
1101
0
FFFF
1
1101
0
8
FF00
00FF
1
1101
1
FFFF
1
1101
1
FFFF
00FF
1
1101
0
FFFF
1
1101
0
9
FF00
00FF
1
1101
1
FFFF
1
1111
1
FFFF
00FF
1
1111
0
FFFF
1
1111
0
10, 11, ..., 16
FF00
00FF
1
1111
1
FFFF
1
1111
1
FFFF
00FF
1
1111
0
FFFF
1
1111
0
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)