24 scratch registers, Table 6-84, Lpc scratch register – Artesyn ATCA-7365 Installation and Use (November 2014) User Manual
Page 227: Table 6-85, Ipmc scratch register, Maps and registers

Maps and Registers
ATCA-7365 Installation and Use (6806800K65N)
227
6.4.24 Scratch Registers
The following table provides a detailed description about Scratch Registers.
Table 6-84 LPC Scratch Register
Address Offset: 0x45
Bit
Description
Default
Access
7:0
LPC Scratch bits
PWR_GOOD:0
LPC: r/w
IPMC: r
Table 6-85 IPMC Scratch Register
Address Offset: 0x45
Bit
Description
Default
Access
7:0
IPMC Scratch bits
PWR_GOOD:0
LPC: r/w
IPMC: r
This manual is related to the following products: