Maxim Integrated 71M6513H Power Meter IC Family Software - Manual (Page 7)

71M651x Software User’s Guide
List of Tables
Table 3-1: Memory Map.............................................................................................................................................. 17
Table 5-1: Data Types................................................................................................................................................. 44
Table 5-2: Interrupt Service Routines....................................................................................................................... 47
Table 5-3: MPU Input Parameters............................................................................................................................ 71
Table 5-4: Pulse Source Parameters (6511)............................................................................................................ 72
Table 5-5: Pulse Source Parameters (6513)............................................................................................................ 73
Table 5-6: MPU Instantaneous Output Variables (6511)......................................................................................... 74
Table 5-7: MPU Instantaneous Output Variables (6513)......................................................................................... 75
Table 5-8: MPU Status Word Bit Assignment.......................................................................................................... 76
Table 5-9: MPU Accumulation Output Variables (6511)..........................................................................................77
Table 5-10: MPU Accumulation Output Variables (6513)........................................................................................78
Table 5-11: MPU Variables Related to Phase B (6511, Revision 3.05 only).......................................................... 79
Table 5-12: Frequency over Temperature................................................................................................................ 81
Table 6-1: Speed Advantage Summary.................................................................................................................... 95
Table 6-2: Stretch Memory Cycle Width................................................................................................................... 98
Table 6-3: Internal Data Memory Map....................................................................................................................... 99
Table 6-4: Special Function Registers Locations................................................................................................... 99
Table 6-5: Special Function Registers Reset Values............................................................................................ 101
Table 6-6: Notes on Data Addressing Modes........................................................................................................ 103
Table 6-7: Notes on Program Addressing Modes................................................................................................. 103
Table 6-8. Arithmetic Operations............................................................................................................................ 104
Table 6-9. Logic Operations.................................................................................................................................... 105
Table 6-10: Data Transfer Operations ................................................................................................................... 106
Table 6-11: Program Branches............................................................................................................................... 107
Table 6-12: Boolean Manipulations........................................................................................................................ 108
Table 6-13: Instruction Set in Hexadecimal Order (1/3)........................................................................................ 109
Table 6-14: Instruction Set in Hexadecimal Order (2/3)........................................................................................ 110
Table 6-15: Instruction Set in Hexadecimal Order (3/3)........................................................................................ 111
Table 6-16: Instructions Affecting Flags................................................................................................................ 112
Table 6-17: PSW Register Flags.............................................................................................................................. 115
Table 6-18: PSW Bit Functions............................................................................................................................... 115
Table 6-19: Register Bank Location....................................................................................................................... 116
Table 6-20: The TMOD Register.............................................................................................................................. 117
Table 6-21: The TMOD Register Bits Description..................................................................................................117
Table 6-22: Timers/Counters Mode Description.................................................................................................... 117
Table 6-23: The TCON Register............................................................................................................................... 117
Table 6-24: The TCON Register Bit Functions....................................................................................................... 118
Table 6-25: Timer Modes......................................................................................................................................... 118
Table 6-26: The PCON Register...............................................................................................................................118
Table 6-27: The S0CON Register.............................................................................................................................119
Table 6-28: The S0CON Bit Functions.................................................................................................................... 120
Table 6-29: Serial Port 0 Modes.............................................................................................................................. 120
Revision 2.4 TERIDIAN Proprietary 7 of 137
© Copyright 2005-2006 TERIDIAN Semiconductor Corporation