Maxim Integrated 71M6513H Power Meter IC Family Software User Manual
Page 125
71M651x Software User’s Guide
Interrupt Priority 0 Register (IP0):
MSB
LSB
owds
wdts
IP0.5
IP0.4
IP0.3
IP0.2
IP0.1
IP0.0
Table 6-37: The IP0 Register
Bit
Symbol
Function
IP0.6
wdts
Watchdog timer status flag. Set by hardware when the watchdog timer was
started. Can be read by software.
Table 6-38: The IP0 Bit Functions
The remaining bits in the IP0 register are not used for watchdog control.
Watchdog Timer Reload Register (WDTREL):
MSB
LSB
7
6
5
4
3
2
1
0
Table 6-39: The WDTREL Register
Bit
Symbol
Function
Wdtrel.7
7
Prescaler select bit. When set, the watchdog is clocked through an additional
divide-by-16 prescaler
Wdtrel.6
to
WDTREL.0
6-0
Seven bit reload value for the high-byte of the watchdog timer. This value is
loaded to the wdt when a refresh is triggered by a consecutive setting of bits wdt
and swdt.
Table 6-40: The WDTREL Bit Functions
The WDTREL register can be loaded and read at any time.
Revision 2.4
TERIDIAN Proprietary
125 of 137
© Copyright 2005-2006 TERIDIAN Semiconductor Corporation