Memory and the instruction cache, Chapter 4 – Texas Instruments TMS320C3x User Manual
Page 83

4-1
Memory and the Instruction Cache
The ’C3x provides a total memory space of 16M (million) 32-bit words that contain
program, data, and I/O space. Two RAM blocks of 1K
32 bits each (available
on the ’C30 and ’C31) or two RAM blocks of 256
32 bits (available on the ’C32)
and a ROM block of 4K
32 bits (available only on the ’C30) or boot loader
(available on the ’C31 and the ’C32) permit two CPU accesses in a single cycle.
A 64
32-bit instruction cache stores often-repeated sections of code, greatly
reducing the number of off-chip accesses and allowing code to be stored off-chip
in slower, lower-cost memories.
Topic
Page
4.1
Memory
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.2
Reset/Interrupt/Trap Vector Map
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.3
Instruction Cache
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Chapter 4