Texas Instruments TMS320C3x User Manual
Page 752

Index
Index-11
MSB, definition
MSTRB signal
multiple processors, sharing global memory
multiplication, floating-point, examples
multiplier
definition
floating-point/integer
multiply
floating-point value instruction (MPYF)
integer instruction (MPYI)
or CPU operation with a parallel store, instruction
word format
multiprocessor
counter manipulation, example
support, through interlocked operations
N
negate
floating-point value instruction (NEGF)
integer instruction (NEGI)
negative
condition flag
integer with borrow instruction (NEGB)
nested block repeats
no operation instruction (NOP)
normalization, floating-point value
normalize instruction (NORM)
flowchart
using
O
output value formats
overflow
condition flag
flag (OV) bit, definition
P
parallel
addressing modes
instruction set summary table
multiplies and adds, instruction word for-
mat
parallel Instructions
ADDI3 and STI
FIX and STI
parallel instructions
ABSF and STF
ABSI and STI
ADDF3 and STF
ASH3 and STI
FLOAT and STF
LDF and LDF
LDF and STF
LDI and LDI
LDI and STI
LSH3 and STI
MPYF3 and ADDF3
MPYF3 and STF
MPYF3 and SUBF3
MPYI3 and ADDI3
MPYI3 and STI
MPYI3 and SUBI3
NEGF and STF
NEGI and STI
NOT and STI
OR3 and STI
STF and STF
STI and STI
SUBF3 and STF
SUBI3 and STI
XOR3 and STI
PC-relative addressing
period register (timer)
peripheral
bus
definition
memory-mapped registers
TMS320C30
TMS320C31
TMS320C32
peripherals on
DMA controller
serial port
timers
register diagram
serial ports
timers
modules, block diagram