Altera 10-Gbps Ethernet MAC MegaCore Function User Manual
Page 137
![background image](https://www.manualsdir.com/files/763660/content/doc137.png)
9–18
Chapter 9: Interface Signals
10-Gbps Ethernet MAC MegaCore Function User Guide
February 2014
Altera Corporation
Table 9–9
describes the Avalon-ST flow control signals.
Table 9–9. Avalon-ST Flow Control Signals (Part 1 of 3)
Signal
Direction
Width
Description
avalon_st_pause_data[]
Input
2
Assert this signal to generate pause frames:
■
Bit 0: Set to 1 to generate an XON pause frame.
■
Bit 1: Set to 1 to generate an XOFF pause frame.
You can also use the tx_pauseframe_control
register to generate pause frames. The register takes
precedence over this signal.
avalon_st_rx_pfc_pause_data[]
(1)
Output
2-8
The signal width is determined by the Number of PFC
priorities parameter, n = number priority queues
enabled.
The MAC RX asserts bit n when the Pause Quanta n
field in the PFC frame is valid (Pause Quanta Enable [n]
= 1) and greater than 0. For each pause quanta unit, the
MAC RX asserts bit n for eight clock cycle.
The MAC RX deasserts bit n when the Pause Quanta n
field in the PFC frame is valid (Pause Quanta Enable [n]
= 1) and equal to 0. The MAC RX also deasserts this
signal when the timer expires.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)