Altera 10-Gbps Ethernet MAC MegaCore Function User Manual
Page 124

Chapter 9: Interface Signals
9–5
February 2014
Altera Corporation
10-Gbps Ethernet MAC MegaCore Function User Guide
Figure 9–4
shows the mapping of the client frame on the Avalon-ST transmit interface.
Figure 9–4. Mapping of Client Frame to Avalon-ST Transmit Interface
Notes to
Figure 9–4
:
(1) <p> = payload size = 0–1500 bytes
(2) In the preamble passthrough mode, the client frame starts with an 8-byte client-defined preamble.
(3) n indicates the number of symbols that are empty during the cycles that mark the end of a frame.
avalon_st_tx_data[63:56]
avalon_st_tx_data[55:48]
avalon_st_tx_data[47:40]
avalon_st_tx_data[39:32]
avalon_st_tx_data[31:24]
avalon_st_tx_data[23:16]
avalon_st_tx_data[15:8]
avalon_st_tx_data[7:0]
tx_clk_clk
avalon_st_tx_valid
Client Frame(2)
Destination Addr[47:0]
Source Addr[47:0]
Type/
Length
[15:0]
Payload
[
DA0
SA2
DA1
SA3
DA2
SA4
DA3
SA5
DA4
TL0
DA5
TL1
SA0
TL2
SA1
P0
P1
avalon_st_tx_ready
P2
P<p-1>
DA0
P0
DA1
DA2
DA3
DA4
DA5
SA0
SA1
SA2
SA3
SA4
SA5
TL0
TL1
P<p-1>
P3
P4
P5
P6
P7
P8
(1)
avalon_st_tx_startofpacket
avalon_st_tx_endofpacket
avalon_st_tx_empty [2:0]
0
n
avalon_st_tx_error
(3)
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)