beautypg.com

3 interrupt enable register (ier), Table 6-30, Interrupt enable register (ier), if dlab=0 – Artesyn ATCA 7370 / ATCA 7370-S Installation and Use (June 2014) User Manual

Page 135: Maps and registers

background image

Maps and Registers

ATCA-7370/ATCA-7370-S Installation and Use (6806800P54F)

135

6.2.5.3

Interrupt Enable Register (IER)

This register enables four types of interrupts which independently activate the int signal and
sets a value in the Interrupt Identification Register. Each of the four interrupt types can be
disabled by resetting the appropriate bit of the IER register. Similarly, by setting the appropriate
bits, selected interrupts can be enabled.

Table 6-30 Interrupt Enable Register (IER), if DLAB=0

LPC IO Address: Base + 1

Bit

Description

Default

Access

0

Receive data interrupt enable/disable:
1: receive data interrupt enabled
0: receive data interrupt disabled

0

LPC: r/w

1

Transmitter holding register empty (THRE)
interrupt enable/disable
1: THRE interrupt enabled
0: THRE interrupt disabled

0

LPC: r/w

2

Receiver line status interrupt enable/disable
1: receiver line status interrupt enabled
0: receiver line status interrupt disabled

0

LPC: r/w

3

Modem status interrupt enable/disable:
1: modem status interrupt enabled
0: modem status interrupt disabled

0

LPC :r/w

7:4

Reserved

0

LPC: r

This manual is related to the following products: