Setting the clocks – Altera Cyclone II DSP Development Board User Manual
Page 68

2–60
Reference Manual
Altera Corporation
Cyclone II DSP Development Board
August 2006
Clock Circuitry
Setting the Clocks
The clocks are selected from one of the following clock sources (as shown
in
■
The on-board clock oscillator (U20)
■
The custom clock oscillator (J20)
■
The SMA connector (J17)
The following two jumpers select the clock outputs from the clock buffer
(U16). (see
):
1.
J18 selects U20 or J20 as the selected clock oscillator to be input to
U16.
2.
J19 determines which input to U16 (the selected clock oscillator or
the SMA clock), will be used to output the clocks.
shows U20, the on-board 100 MHz clock oscillator (it is
mounted in the gray area as the arrow indicates. If a custom clock
oscillator is used, it is installed on the blue socket (J20), as the arrow
indicates, on top of U20.
also shows J18 and J19.
Figure 2–22. U20/J20, J18 & J19
J19
U20 - On-Board
100 MHz Oscillator
J18
Socket to Mount J20 - Custom Oscillator
(Mounts on Top of U20)
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)