User-defined leds (d2 through d9) – Altera Cyclone II DSP Development Board User Manual
Page 18

2–10
Reference Manual
Altera Corporation
Cyclone II DSP Development Board
August 2006
User Interfaces
User-Defined LEDs (D2 Through D9)
The Cyclone II DSP development board provides eight user-defined
LEDs. D2 through D9 are connected to general purpose I/O pins on the
EP2C70 FPGA as listed in
. When the EP2C70 FPGA drives logic
0, the corresponding LED turns on.
shows the user-defined LEDs.
Figure 2–3. User-Defined LED0 Through LED7
Table 2–3. User-Defined LED Pin-Outs
LED
Number
Board
Reference
Schematic Signal
Name
Cyclone II (U12) Pin
Number
7
D2
USER_LED7
AA7
6
D3
USER_LED6
AA6
5
D4
USER_LED5
AB4
4
D5
USER_LED4
AC3
3
D6
USER_LED3
E22
2
D7
USER_LED2
F20
1
D8
USER_LED1
B3
0
D9
USER_LED0
E5
7
D2
6
D3
5
D4
4
D5
3
D6
2
D7
1
D8
0
D9
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)