User defined dip switch (s1) – Altera Cyclone II DSP Development Board User Manual
Page 19
![background image](https://www.manualsdir.com/files/763813/content/doc019.png)
Altera Corporation
Reference Manual
2–11
August 2006
Cyclone II DSP Development Board
Cyclone II DSP Development Board Components
User Defined DIP Switch (S1)
S1 is a user-defined octal DIP switch available for general-purpose use. It
must be defined by the user before it can be used. In the open position,
the selected signal is driven to logic 1. In the closed position, the selected
signal is driven to logic 0.
lists the pin-outs of the user DIP
shows the switch labels on the switch, the labels on the
printed circuit board (PCB), and shows the open and closed switch
positions.
Figure 2–4. User-Defined Dipswitch (S1)
Table 2–4. User-Defined Dipswitch Pin-Outs
DIP Switch
Label
Board
Reference
Schematic Signal
Name
Cyclone II (U12)
Pin Number
1
0
USER_DIPSW0
AC13
2
1
USER_DIPSW1
A19
3
2
USER_DIPSW2
C21
4
3
USER_DIPSW3
C23
5
4
USER_DIPSW4
AF4
6
5
USER_DIPSW5
AC20
7
6
USER_DIPSW6
AE18
8
7
USER_DIPSW7
AE19
Closed Position
Logic 0
Open Position
Logic 1
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)