Table 2–28 – Altera Cyclone II DSP Development Board User Manual
Page 63

Altera Corporation
Reference Manual
2–55
August 2006
Cyclone II DSP Development Board
Cyclone II DSP Development Board Components
lists the Mictor connector pin-outs.
Table 2–28. Table 23 Mictor Connector to Cyclone II Pinout (Part 1 of 2)
Cyclone II (U12) Pin Number
Mictor (J12) Debug Signal Name
Mictor (J12) Debug Pin Number
J5
PROTO_IO0
38
H6
PROTO_IO1
36
G6
PROTO_IO2
34
F6
PROTO_IO3
32
L6
PROTO_IO4
30
L7
PROTO_IO5
28
K7
PROTO_IO6
26
J8
PROTO_IO7
24
G5
PROTO_IO8
22
F4
PROTO_IO9
20
G4
PROTO_IO10
18
G3
PROTO_IO11
16
C2
PROTO_IO12
10
F2
PROTO_IO13
8
D1
PROTO_IO14
37
F1
PROTO_IO15
35
G1
PROTO_IO16
33
J3
PROTO_IO17
31
H1
PROTO_IO18
29
J1
PROTO_IO19
27
J2
PROTO_IO20
25
K1
PROTO_IO21
80
L2
PROTO_IO22
13
M3
PROTO_IO23
9
M2
PROTO_IO24
7
GND
39
GND
40
GND
41
GND
42
GND
43
3.3V
12
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)