Altera Cyclone II DSP Development Board User Manual
Page 49
Altera Corporation
Reference Manual
2–41
August 2006
Cyclone II DSP Development Board
Cyclone II DSP Development Board Components
CE1_n
98
J24
VDDQ
4
CE2
97
VDDQ
11
CE3_n
92
AE25
VDDQ
20
CLK
89
R25
VDDQ
27
DQA0
52
G24
VDDQ
54
DQA1
53
G23
VDDQ
61
DQA2
56
H24
VDDQ
70
DQA3
57
H23
VDDQ
77
DQA4
58
J23
VSS
17
DQA5
59
J22
VSS
40
DQA6
62
K23
VSS
67
DQA7
63
K22
VSS
90
DQB10
72
L21
VSSQ
5
DQB11
73
L19
VSSQ
10
DQB12
74
M20
VSSQ
21
DQB13
75
N20
VSSQ
26
DQB14
78
M19
VSSQ
55
DQB15
79
V22
VSSQ
60
DQB8
68
K21
VSSQ
71
DQB9
69
K19
VSSQ
76
Note to
(1)
Blank cells indicate no connection.
Table 2–23. SSRAM Device Pin-Outs (Part 2 of 2)
Note (1)
SSRAM Pin Name
SSRAM (U22)
Pin Number
Cyclone II
(U12) Pin
Number
SSRAM Pin Name
SSRAM (U22)
Pin Number
Cyclone II
(U12) Pin
Number
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)