User-defined pushbuttons (sw2 through sw5) – Altera Cyclone II DSP Development Board User Manual
Page 20
2–12
Reference Manual
Altera Corporation
Cyclone II DSP Development Board
August 2006
User Interfaces
User-Defined Pushbuttons (SW2 Through SW5)
SW2-SW5 are user-defined momentary-contact push-button switches
used to provide stimulus to a user design on the Cyclone II DSP
development board. Each push-button is connected to the EP2C70
general-purpose I/O pin as listed in
. When the switch is
pressed and held down, the device pin is set to logic 0, when the switch
is released, the device pin is set to logic 1.
shows the
push-buttons.
Figure 2–5. User-Defined Pushbuttons
Table 2–5. User-Defined Push-Button Pin-Outs
Push-Button
Name
Board Reference
Schematic Signal
Name
Cyclone II (U12)
Pin Number
PB3
SW2
USER_PB3
AE14
PB2
SW3
USER_PB2
AE22
PB1
SW4
USER_PB1
AE16
PB0
SW5
USER_PB0
AC18
SW2
PB3
SW3
PB2
SW4
PB1
SW5
PB0
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)