Altera Cyclone II DSP Development Board User Manual
Page 33
Altera Corporation
Reference Manual
2–25
August 2006
Cyclone II DSP Development Board
Cyclone II DSP Development Board Components
lists the TI ADS5520 A/D converter pin-outs for channel A.
lists the TI ADS5520 A/D converter pin-outs for channel B.
Table 2–18. TI ADS5520 A/D Converter and EP2C70F672 Pin-Outs
A/D Converter
(U26) Pin Name
A/D Converter
(U26) Pin
Number
Cyclone II
(U12) Pin
Number
A/D Converter
(U26) Pin Name
A/D Converter
(U26) Pin
Number
Cyclone II
(U12) Pin
Number
ADC_A_CLK_N
11
ADC_A_D5
52
C11
ADC_A_CLK_P
10
ADC_A_D6
53
B12
ADC_A_CM
17
ADC_A_D7
54
D13
ADC_A_DCLK
43
A13
ADC_A_D8
55
B22
ADC_A_DFS
40
ADC_A_D9
56
A21
ADC_A_INM
20
ADC_A_D10
60
A23
ADC_A_INP
19
ADC_A_D11
61
B23
ADC_A_IREF
31
ADC_A_D12
62
C22
ADC_A_OE
41
F7
ADC_A_D13
63
A22
ADC_A_OVR
64
D15
ADC_A_REFM
30
ADC_A_D0
44
C5
ADC_A_REFP
29
ADC_A_D1
45
C6
ADC_A_SEN
4
B18
ADC_A_D2
46
B7
ADC_RESET
35
T24
ADC_A_D3
47
A8
ADC_SCLK
2
AD24
ADC_A_D4
51
A9
ADC_SDATA
3
Y1
Note to
(1)
Blank cells indicate no connection.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)