Altera Cyclone II DSP Development Board User Manual
Page 28
2–20
Reference Manual
Altera Corporation
Cyclone II DSP Development Board
August 2006
User Interfaces
lists the TI DAC904E D/A converter pin-outs for channel A.
Table 2–13. TI DAC904E D/A Converter Pin-Outs
D/A Converter (U25)
Pin Name
D/A Converter (U25) Pin
Number
Cyclone II (U12) Pin
Number
DAC_A_D0
14
AB1
DAC_A_D1
13
AA1
DAC_A_D2
12
AE3
DAC_A_D3
11
AD3
DAC_A_D4
10
U3
DAC_A_D5
9
T2
DAC_A_D6
8
Y4
DAC_A_D7
7
AA5
DAC_A_D8
6
V5
DAC_A_D9
5
V6
DAC_A_D10
4
P3
DAC_A_D11
3
U7
DAC_A_D12
2
R5
DAC_A_D13
1
P6
DAC_A_IOUTn
21
DAC_A_IOUTp
22
Note to
(1)
Blank cells indicate no connection.
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)