Altera Cyclone II DSP Development Board User Manual
Page 24
2–16
Reference Manual
Altera Corporation
Cyclone II DSP Development Board
August 2006
User Interfaces
lists the VGA triple video D/A output converter pin-outs
Table 2–10. VGA Triple Video D/A Output Converter Pin-Outs (Part 1 of 2)
Schematic Signal Name
VGA (U21) Pin Number
Cyclone II (U12) Pin Number
VGA_B0
16
AC1
VGA_B1
17
W3
VGA_B2
18
B2
VGA_B3
19
W2
VGA_B4
20
H2
VGA_B5
21
W1
VGA_B6
22
U4
VGA_B7
23
U2
VGA_BLANKN
10
U6
VGA_BLUE
29
VGA_CLK
26
T4
VGA_G0
2
R3
VGA_G1
3
W6
VGA_G2
4
R7
VGA_G3
5
U5
VGA_G4
6
R6
VGA_G5
7
AA4
VGA_G6
8
T6
VGA_G7
9
V4
VGA_GREEN
32
VGA_HSYNC
H21
VGA_R0
40
Y22
VGA_R1
41
T22
VGA_R2
42
AD25
VGA_R3
43
T20
VGA_R4
44
AC23
VGA_R5
45
U21
VGA_R6
46
P4
VGA_R7
47
Y25
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)