beautypg.com

Transceiver phy ip reconfiguration – Altera V-Series Avalon-MM DMA User Manual

Page 125

background image

Transceiver PHY IP Reconfiguration

9

2014.12.18

UG-01154

Subscribe

Send Feedback

As silicon progresses towards smaller process nodes, circuit performance is affected by variations due to

process, voltage, and temperature (PVT). Consequently, Gen3 designs require offset cancellation and

adaptive equalization (AEQ) to ensure correct operation. Altera’s Qsys example designs all include

Transceiver Reconfiguration Controller and Altera PCIe Reconfig Driver IP cores that automatically

perform these functions during the LTSSM equalization states.
As silicon progresses towards smaller process nodes, circuit performance is affected by variations due to

process, voltage, and temperature (PVT). Designs typically require offset cancellation to ensure correct

operation. At Gen2 data rates, designs also require DCD calibration. Altera’s Qsys example designs all

include Transceiver Reconfiguration Controller and Altera PCIe Reconfig Driver IP cores to perform

these functions.

Connecting the Transceiver Reconfiguration Controller IP Core

The Transceiver Reconfiguration Controller IP Core is available for V-series devices and can be found in

the Interface Protocols/Transceiver PHY category in the IP Catalog. When you instantiate the

Transceiver Reconfiguration Controller the Enable offset cancellation block and Enable PLL calibration

options are enabled by default. For Gen3 variants, you should also turn on Enable adaptive equalization

(AEQ) block.

©

2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134