beautypg.com

Set [addr6],imm2, Sll %r – Epson S1C63000 User Manual

Page 137

background image

S1C63000 CORE CPU MANUAL

EPSON

131

CHAPTER 4: INSTRUCTION SET

SET [addr6],imm2

Set bit imm2 in location [addr6]

2 cycles

Function:

[addr6]

[addr6]

(2

imm2

)

(addr6 = 0000H–003FH or FFC0H–FFFFH)
Sets the bit specified with the imm2 in the data memory specified with the addr6 to "1".

Code:

Mnemonic

MSB

LSB

SET [00addr6],imm2 1

0

1

1

0 i1 i0 a5 a4 a3 a2 a1 a0 1600H–16FFH

SET [FFaddr6],imm2 1

0

1

1

1 i1 i0 a5 a4 a3 a2 a1 a0 1700H–17FFH

Flags:

E

I

C

Z

Mode:

Src: Immediate data
Dst: 6-bit absolute
Extended addressing: Invalid

SLL %r

Shift left r reg. logical

1 cycle

Function:

Shifts the content of the r register (A or B) to the left for 1 bit. Bit 3 of the r register moves to the
C flag and bit 0 goes "0".

Code:

Mnemonic

MSB

LSB

SLL %A

1

0

0

0

0

1

1

1

1

0

0

0

0

10F0H

SLL %B

1

0

0

0

0

1

1

1

1

0

1

0

0

10F4H

Flags:

E

I

C

Z

Mode:

Register direct
Extended addressing: Invalid

r

C

3 2 1 0

0