Altera Arria V Avalon-MM - Manual (Page 66)

Byte Address Hard IP Configuration Space Register Corresponding Section in PCIe Specification
0x068 MSI-X Message Control Next Cap Ptr
Capability ID
MSI and MSI-X Capability Structures
0x06C MSI-X Table Offset BIR MSI and MSI-X Capability Structures
0x070 Pending Bit Array (PBA) Offset BIR MSI and MSI-X Capability Structures
0x078 Capabilities Register Next Cap PTR Cap ID PCI Power Management Capability
Structure
0x07C Data PM Control/Status Bridge Extensions
Power Management Status & Control
PCI Power Management Capability
Structure
0x800 PCI Express Enhanced Capability Header Advanced Error Reporting Enhanced
Capability Header
0x804 Uncorrectable Error Status Register Uncorrectable Error Status Register
0x808 Uncorrectable Error Mask Register Uncorrectable Error Mask Register
0x80C Uncorrectable Error Severity Register Uncorrectable Error Severity Register
0x810 Correctable Error Status Register Correctable Error Status Register
0x814 Correctable Error Mask Register Correctable Error Mask Register
0x818 Advanced Error Capabilities and Control
Register
Advanced Error Capabilities and Control
Register
0x81C Header Log Register Header Log Register
0x82C Root Error Command Root Error Command Register
0x830 Root Error Status Root Error Status Register
0x834 Error Source Identification Register Correct‐
able Error Source ID Register
Error Source Identification Register
Related Information
PCI Express Base Specification 2.1 or 3.0
5-4 Correspondence between Configuration Space Registers and the PCIe Specification
UG-01105_avmm
2014.12.15
Altera Corporation Registers
Send Feedback