Texas Instruments TMS320C645X - Manual (Page 88)

www.ti.com
5 SRIO Registers
5.1 Introduction
SRIO Registers
Table 28 lists the memory-mapped registers for the Serial Rapid IO (SRIO). See the device-specific data
manual for the memory address of these registers.
Table 28. Serial Rapid IO (SRIO) Registers
Offset Acronym Register Description Section
0x0000 PID Peripheral Identification Register Section 5.2
0x0004 PCR Peripheral Control Register Section 5.3
0x0020 PER_SET_CNTL Peripheral Settings Control Register Section 5.4
0x0030 GBL_EN Peripheral Global Enable Register Section 5.5
0x0034 GBL_EN_STAT Peripheral Global Enable Status Section 5.6
0x0038 BLK0_EN Block Enable 0 Section 5.7
0x003C BLK0_EN_STAT Block Enable Status 0 Section 5.8
0x0040 BLK1_EN Block Enable 1 Section 5.7
0x0044 BLK1_EN_STAT Block Enable Status 1 Section 5.8
0x0048 BLK2_EN Block Enable 2 Section 5.7
0x004C BLK2_EN_STAT Block Enable Status 2 Section 5.8
0x0050 BLK3_EN Block Enable 3 Section 5.7
0x0054 BLK3_EN_STAT Block Enable Status 3 Section 5.8
0x0058 BLK4_EN Block Enable 4 Section 5.7
0x005C BLK4_EN_STAT Block Enable Status 4 Section 5.8
0x0060 BLK5_EN Block Enable 5 Section 5.7
0x0064 BLK5_EN_STAT Block Enable Status 5 Section 5.8
0x0068 BLK6_EN Block Enable 6 Section 5.7
0x006C BLK6_EN_STAT Block Enable Status 6 Section 5.8
0x0070 BLK7_EN Block Enable 7 Section 5.7
0x0074 BLK7_EN_STAT Block Enable Status 7 Section 5.8
0x0078 BLK8_EN Block Enable 8 Section 5.7
0x007C BLK8_EN_STAT Block Enable Status 8 Section 5.8
0x0080 DEVICEID_REG1 RapidIO DEVICEID1 Register Section 5.9
0x0084 DEVICEID_REG2 RapidIO DEVICEID2 Register Section 5.10
0x0090 PF_16B_CNTL0 Packet Forwarding Register 0 for 16b DeviceIDs Section 5.11
0x0094 PF_8B_CNTL0 Packet Forwarding Register 0 for 8b DeviceIDs Section 5.12
0x0098 PF_16B_CNTL1 Packet Forwarding Register 1 for 16b DeviceIDs Section 5.11
0x009C PF_8B_CNTL1 Packet Forwarding Register 1 for 8b DeviceIDs Section 5.12
0x00A0 PF_16B_CNTL2 Packet Forwarding Register 2 for 16b DeviceIDs Section 5.11
0x00A4 PF_8B_CNTL2 Packet Forwarding Register 2 for 8b DeviceIDs Section 5.12
0x00A8 PF_16B_CNTL3 Packet Forwarding Register 3 for 16b DeviceIDs Section 5.11
0x00AC PF_8B_CNTL3 Packet Forwarding Register 3 for 8b DeviceIDs Section 5.12
0x0100 SERDES_CFGRX0_ SERDES Receive Channel Configuration Register 0 Section 5.13
CNTL
0x0104 SERDES_CFGRX1_ SERDES Receive Channel Configuration Register 1 Section 5.13
CNTL
0x0108 SERDES_CFGRX2_ SERDES Receive Channel Configuration Register 2 Section 5.13
CNTL
0x010C SERDES_CFGRX3_ SERDES Receive Channel Configuration Register 3 Section 5.13
CNTL
88 Serial RapidIO (SRIO) SPRU976 – March 2006
Submit Documentation Feedback