Texas Instruments TMS320C645X - Manual (Page 194)

www.ti.com
5.90 Logical/Transport Layer Address Capture CSR (ADDR_CAPT)
SRIO Registers
Figure 146. Logical/Transport Layer Address Capture CSR (ADDR_CAPT)
31-16
ADDRESS_31_3
R-0x00
LEGEND: R = Read only; -n = value after reset
15-3 2 1-0
ADDRESS_31_3 Reserv XAMSBS
ed
R-0x00 R- R-0x00
0x00
LEGEND: R = Read only; -n = value after reset
Table 120. Logical/Transport Layer Address Capture CSR (ADDR_CAPT) Field Descriptions
Bit Field Value Description
31-3 ADDRESS_31_3 Least Significant 29 bits of the address associated with the error
2 Reserved Reserved
1-0 XAMSBS Extended address bits of the address associated with the error
Serial RapidIO (SRIO) 194 SPRU976 – March 2006
Submit Documentation Feedback