Texas Instruments TMS320C645X - Manual (Page 145)

www.ti.com
5.44 LSUn Control Register 3 (LSUn_REG3)
SRIO Registers
There are four of these registers, one for each LSU.
Figure 100. LSUn Control Register 3 (LSUn_REG3)
31-16
Reserved
R-0x00
LEGEND: R = Read only; -n = value after reset
15-12 11-0
Reserved BYTE_COUNT
R-0x00 RW-0x00
LEGEND: R = Read only; -n = value after reset
Table 74. LSUn Control Register 3 (LSUn_REG3) Field Descriptions
Bit Field Value Description
31-12 Reserved Reserved
11-0 BYTE_COUNT Number of data bytes to Read/Write up to 4KB. (Used in conjunction with RapidIO address to
create WRSIZE/RDSIZE and WDPTR in RapidIO packet header).
SPRU976 – March 2006 Serial RapidIO (SRIO) 145
Submit Documentation Feedback