beautypg.com

Low level (interphone) audio output, Arinc digital serial output buses, Arinc 429 output bus – Honeywell MK VI User Manual

Page 172: Arinc 453 output bus, Front panel test interface

background image

Honeywell

MK VI MK VIII EGPWS Installation Design Guide

Proprietary notice on title page applies

CAGE CODE: 97896

SCALE: NONE

SIZE: A

DWG NO: 060-4314-150

REV:

SHEET

172

Quantity

1

Maximum Power Output

4 Watts Nominal

Nominal Output Impedance

8

Load Impedance

8

or greater

Number of Available Power Output Levels

5 selectable levels excluding the Mode 6 Audio Reduction function

Pin Assignment (Signal Mnemonic):

Signal (+)
Return (-)

J1-70
J1-71

(AUD_HL_H)
(AUD_HL_L)

4.2.12.2 Low Level (Interphone) Audio Output

The 600-ohm output is capable of driving one 600-ohm load at the specified level (or at a reduced level). This output is
primarily designed for headphones and interphone systems.

Quantity

1

Nominal Output Impedance

600

±

10%

Maximum Single Channel Power Output

100 mW Nominal

Available Power Output Levels

5 selectable levels excluding the Mode 6 Audio Reduction function

Pin Assignment (Signal Mnemonic):

Signal (+)
Return (-)

J1-75
J1-74

(AUD_LL_H)
(AUD_LL_L)

4.2.13 ARINC Digital Serial Output Buses
4.2.13.1 ARINC 429 Output Bus

The ARINC 429 output buses are defined in the terrain display select Section 5.3.6.3, output 429 bus group.

Quantity

2

Format

DITS, ARINC 429

Low Speed Data Rate

12.0 KBPS to 14.5 KBPS

High Speed Data Rate

100 KBPS

±

1%

Direction of Information Flow

Type ‘A’ broadcast for ARINC 429

Word/Frame Structure

Type ‘B’ 32 bit words consisting of 8 bits label and 24 bits data/status

Data definition

Refer to Section 7

Pin Assignment (Signal Mnemonic):

Bus #1 (A leg)
Bus #1 (B leg)

Bus #2 (A leg)
Bus #2 (B leg)

J2-43
J2-42

J2-26
J2-9

(429TX_1A)
(429TX_1B)

(429TX_2A)
(429TX_2B)

4.2.13.2 ARINC 453 Output Bus

Quantity

2

Format

1600 bit Manchester BI-phase per ARINC 708A

Data Rate

1 Mb per second

Word/Frame Structure

Refer to Section 7.2

Data definition

Refer to Section 7.2

Pin Assignment (Signal Mnemonic):

Bus #1 (A leg)
Bus #1 (B leg)

Bus #2 (A leg)
Bus #2 (B leg)

J1-58
J1-59

J1-56
J1-57

(KCPB_1A)
(KCPB_1B)

(KCPB_2A)
(KCPB_2B)

4.3 Front Panel Test Interface

The MK VI and MK VIII EGPWS provide a 15 pin (double density, D-Sub) test connector on the front panel, which
provides interfaces for various test and maintenance functions. This connector provides the following interfaces.

This manual is related to the following products: