beautypg.com

Grass Valley Concerto Routing Matrix v.1.8.1 User Manual

Page 33

background image

Concerto — Installation and Service Manual

33

Controller Module Identification

The CMs can be inserted into a powered frame. To ensure that the system
power supply is not disturbed, a pre-charge resistor is connected in series
with one of the rear connector pins. The corresponding pin on the back-
plane connector is longer than any of the other power pins. This allows the
pre-charge pin to make connection before the others.

Vertical interval reference is required for Crosspoint switching tasks. This
is an analog video input which can be NTSC or PAL. This input is processed
to extract vertical sync and odd/even field (if any) information. A pre-
defined programmable logic device (PLD) is used to create a switching
strobe that is offset into line 10 for NTSC or line 6 for PAL. A video presence
detector interrupts the processor if the video reference is missing. If this ref-
erence is missing a fake sync is generated at a default asynchronous
interval.

Concerto has three Controller modules. Two of the modules are Ethernet
only. One Ethernet Controller is labeled

CRS2001 CONTROLLER 671-6381-xx

with an Ethernet interface of10Base-T and the other is labeled

CRS2001 FAST

CONTROLLER 671-6434-xx

with an

Ethernet interface of 10/100Base-T. The

third Controller is labeled

CRS-MC-C2 671-6495-xx

and can be set to allow

either Ethernet or Crosspoint Bus interface control. Do not mix Controller
types in a single matrix. See

Figure 1

for help in identifying Controllers; see

Figure 79 on page 141

for the 3Gb/s board.

Figure 1. Example of Controller Module Identification Location

0_

18

7

6

5

4

3

2

ON

18

7

6

5

4

3

2

ON

18

7

6

5

4

3

2

ON

18

7

6

5

4

3

2

ON

18

7

6

5

4

3

2

ON

18

7

6

5

4

3

2

ON

18

7

6

5

4

3

2

ON

18

7

6

5

4

3

2

ON

18

7

6

5

4

3

2

ON

PWR

OK

DONE

ACT

GND

+5V

ERROR

TC2

PRES

BU
S

Y

48K

PRE

S

LINK

S

YNC

ERR

RECV

VI 2

PRE

S

XMIT

VI 1

PRE

S

CLEAR MEM

RE
S

ET

TX

RX

FA
S

T

COL

TC1

PRE

S

+2.5V

+3.3V

A_LEVEL

B_LEVEL

A_OPTIONS

C_LEVEL

D_LEVEL

B_OPTIONS

C_OPTIONS

D_OPTIONS

MODE/IN

SEL

S11

S12

S13

A
B
C
D
E
F
G
H

A
B
C
D
E
F
G
H

A
B
C
D
E
F
G
H

A
B
C
D
E
F
G
H

MA

TRIX M

A

P

CONFIG

G R A S S V A L L E Y G R O U P
C R S 2 0 0 1 C O N T R O L L E R
6 7 1 - 6 3 8 1 –

M A D E I N U . S . A .

G R A S S V A L L E Y G R O U P
C R S 2 0 0 1 F A S T C O N T R O L L E R
6 7 1 - 6 4 3 4 –

M A D E I N U . S . A .

G R A S S V A L L E Y G R O U P C R S - M C - C 2

M A D E I N U . S . A .

6 7 1 - 6 4 9 5