beautypg.com

Comtech EF Data SNM-1001L User Manual

Page 10

background image

SNM-1001L Satellite Modem

Revision 1

Preface

MN/SNM1001L.IOM

v

7.1

Introduction................................................................................................................................. 7–1

7.2

Coding .......................................................................................................................................... 7–2

7.3

Turbo Product Codec (Hardware Option) ............................................................................... 7–2

7.3.1

Introduction........................................................................................................................... 7–2

7.3.2

Mod/Demod Processing Delay ............................................................................................. 7–3

7.3.3

Comparison of all TPC Modes.............................................................................................. 7–4

7.4

Uncoded Operation (No FEC) ................................................................................................... 7–5

CHAPTER 8.

SYSTEM CHECKOUT.....................................................................................8–1

8.1

System Checkout......................................................................................................................... 8–1

8.1.1

Interface Checkout ................................................................................................................ 8–2

8.1.2

Modulator Checkout ............................................................................................................. 8–3

8.1.3

Demodulator Checkout ........................................................................................................... 8–5

CHAPTER 9.

FAULT ISOLATION ........................................................................................9–1

9.1

Fault Isolation.............................................................................................................................. 9–1

9.1.1

System Faults/Alarms ........................................................................................................... 9–2

9.1.2

Faults/Alarms Display........................................................................................................... 9–2

9.1.3

Faults/Alarms Analysis ......................................................................................................... 9–2

CHAPTER 10.

AUTOMATIC UPLINK POWER CONTROL.................................................10–1

10.1

AUPC ......................................................................................................................................... 10–1

10.2

Modes of AUPC Location......................................................................................................... 10–3

10.2.1

AUPC – Between Two Modems......................................................................................... 10–4

10.2.2

Self-Monitoring Local Modem AUPC Control .................................................................. 10–5

10.2.3

MUX Operation .................................................................................................................. 10–6

10.2.4

DEMUX Operation ............................................................................................................. 10–6

10.2.5

Buffer Operation ................................................................................................................. 10–6

10.2.6

Loop Timing Operation ...................................................................................................... 10–7

10.2.7

Baseband Loopback Operation ........................................................................................... 10–7

10.2.8

Front Panel Operation ......................................................................................................... 10–7

CHAPTER 11.

ASYMMETRICAL LOOP TIMING .................................................................11–1

11.1

Asymmetrical Loop Timing ..................................................................................................... 11–1

CHAPTER 12.

FULLY ACCESIBLE SYSTEM TOPOLOGY (FAST)...................................12–1

12.1

FAST System Theory................................................................................................................ 12–1

12.1.1

Implementation ................................................................................................................... 12–1