beautypg.com

Sample linker command file – Zilog ZUSBOPTS User Manual

Page 220

background image

Linker Command Files for C Programs

UM017105-0511

192

Zilog Developer Studio II – ZNEO™
User Manual

Sample Linker Command File

The sample default linker command file for large compilation model is discussed here as a
good example of the contents of a linker command file in practice and how the linker com-
mands it contains work to configure your load file. The default linker command file is
automatically generated by the ZDS II IDE. If the project name is

test.zdspro

, for

example, the default linker command file name is

test_debug.linkcmd

. You can add

additional directives to the linking process by specifying them in the

Additional Linker

Directives

dialog box (see

Additional Directives

on page 62). Alternatively, you can

define your own linker command file by selecting the

Use Existing

button (see

Use Exist-

ing

on page 63).

The most important of the linker commands and options in the default linker command file
are hereby described individually, in the order in which they are typically found in the
linker command file:

-FORMAT=OMF695, INTEL32

-map -maxhexlen=64 -quiet -warnoverlap -NOxref -

unresolved=fatal

-sort NAME=ascending -warn –debug -NOigcase

In this command, the linker output file format is selected to be OMF695, which is based
on the IEEE 695 object file format, and INTEL32, which is the Intel Hex 32 format. This
setting is generated from options selected in the

Output

page (see page 72). The

–quiet

,

-debug

, and

–noigcase

options are generated from the settings on the

General

page

(see

page 47

). The other options shown here are all generated from the settings selected in

the

Warnings

and

Output

pages (see

pages 70– 72

).

RANGE ROM $0 : $7fff

RANGE RAM $ffb000 : $ffbfff

RANGE EROM $8000 : $1ffff

_far_stack

Top of stack for large model is set as highest address of ERAM.

_near_stack

Top of stack for small model is set as highest address of RAM.

_far_heapbot

Base of heap for large model is set as highest allocated ERAM address.

_near_heapbot

Base of heap for small model is set as highest allocated RAM address.

_far_heaptop

Top of heap for large model is set as highest address of ERAM.

_near_heaptop

Top of heap for small model is set as highest address of RAM.

_SYS_CLK_FREQ

System clock frequency as selected in the Configure Target dialog box.

_SYS_CLK_SRC

System clock source as selected in the Configure Target dialog box.

Table 17. Linker Symbols

Symbol Description

This manual is related to the following products: