beautypg.com

Sundance SMT712 User Manual

Page 68

background image

User Manual SMT712

Page 68 of 89

Last Edited: 11/12/2012 10:36:00

Default

‘00’

‘0’

‘0’

‘0’

‘0’

‘0’

‘0’

Clock Generator (AD9516-2) Register 0x19C – Divider 3– 0x190 (write)

Setting

Bit 5

Description (Bypass Divider 3.2)

0

0

use divider.

1

1

bypass divider.

Setting

Bit 4

Description (Bypass Divider 3.1)

0

0

use divider.

1

1

bypass divider.

Setting

Bit 3

Description (Divider 3 Nosync)

0

0

obey chip-level SYNC signal.

1

1

ignore chip-level SYNC signal.

Setting

Bit 2

Description (Divider 3 Force High)

0

0

divider output forced to low.

1

1

divider output forced to high.

Setting

Bit 1

Description (Start High Divider 3.2)

0

0

start low.

1

1

start high.

Setting

Bit 0

Description (Start High Divider 3.1)

0

0

start low.

1

1

start high.

4.6.1.1.58

Clock Generator (AD9516-2) Register 0x19D – Divider3 –

0x194 (write).

Clock Generator (AD9516-2) Register 0x19D – Divder3 – 0x194 (write)

Byte

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

0

Reserved

Divider

DCCOFF

Default

‘000000’

‘0’

Clock Generator (AD9516-2) Register 0x19D – Divder3 – 0x194 (write)

Setting

Bit 0

Description (Divider DCCOFF)

1

1

disable duty-cycle correction.

0

0

enable duty-cycle correction.

4.6.1.1.59

Clock Generator (AD9516-2) Register 0x19E – Divider4 –

0x198 (write).

Clock Generator (AD9516-2) Register 0x19E – Divider4 – 0x198 (write)

Byte

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

0

Divider 4.1 Low Cycles

Divider 4.1 High Cycles

Default

‘0010’

‘0010’