Reads, Figure 2–13, Show – Altera RLDRAM II Controller MegaCore Function User Manual
Page 29: Figure 2–13. write following a read

Altera Corporation
MegaCore Version 9.1
2–19
November 2009
RLDRAM II Controller MegaCore Function User Guide
Functional Description
Figure 2–13. Write Following a Read
Reads
When you assert local_read_req, the control logic issues the read
transaction immediately at the memory interface.
In DQS mode the read data, rldramii_dq[] (CIO devices) or
rldramii_q[]
(SIO devices), and the QVLD signals,
rldramii_qvld[]
, are captured using the delayed rldramii_qk[]
data strobes that have been phase shifted using the dedicated DQS delay
circuitry.
In non-DQS mode the read data, rldramii_dq[] or rldramii_q[],
and the QVLD signals, rldramii_qvld[], are captured using an
external capture clock.
clk
Local_Interface
local_write_req
local_read_req
local_addr[]
local_ba[]
local_wdata_req
local_wdata[]
local_dm[]
RLDRAM_II_Interface
rldramii_clk
rldramii_clk_n
rldramii_cs_n
rldramii_we_n
rldramii_ref_n
rldramii_a[]
rldramii_ba[]
rldramii_dm[]
rldramii_dq[ ]
rldramii_qk[]
rldramii_qvld[]
A
B
B
A
B
B
00
01
A
B
A
A
B
A
11
11
00
00
0 1
0 1
1
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)