Figure 2–6 – Altera RLDRAM II Controller MegaCore Function User Manual
Page 19
Altera Corporation
MegaCore Version 9.1
2–9
November 2009
RLDRAM II Controller MegaCore Function User Guide
Functional Description
Figure 2–6. Example Datapath
shows the following points, which are applicable for all
interface configurations:
■
Each DQS rldramii_dq[] byte group is captured by the delayed
version of its associated rldramii_qk[] data strobe:
Datapath
Optional
Pipeline
Registers
RLDRAM II
Device 1
RLDRAM II
Device 0
Read
Data
Logic
Optional
Pipeline
Registers
QVLD
Group 1
DQS Group 3
control_rdata[35:18]
control_qvld[1]
capture_clk[1]
rldramii_dq[35:27]
rldramii_qk[3]
Optional
Pipeline
Registers
Read
Data
Logic
DQS Group 2
control_rdata[71:54]
rldramii_dq[26:18]
rldramii_qk[2]
rldramii_qvld[1]
Optional
Pipeline
Registers
Read
Data
Logic
Optional
Pipeline
Registers
QVLD
Group 0
DQS Group 1
control_rdata[17:0]
control_qvld[0]
rldramii_dq[17:9]
rldramii_qk[1]
Optional
Pipeline
Registers
Read
Data
Logic
DQS Group 0
control_rdata[53:36]
rldramii_dq[8:0]
rldramii_qk[0]
rldramii_qvld[0]
capture_clk[0]
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)