beautypg.com

Altera CPRI v6.0 MegaCore Function User Manual

Page 38

background image

Signal Name

Direction

Description

nego_protocol_complete

Input

Indicates the CPRI protocol version negotiation is

complete.
This signal is available only if you turn on Enable start-up

sequence state machine in the CPRI v6.0 parameter

editor.
Asserting this signal advances the start-up sequence state

machine from state C to state D. The IP core writes the

value of this signal to the

nego_protocol_complete

field

of the

START_UP_SEQ

register at offset 0x24.

nego_cm_complete

Input

Indicates the Control and Management negotiation is

complete.
This signal is available only if you turn on Enable start-up

sequence state machine in the CPRI v6.0 parameter

editor.
Asserting this signal advances the start-up sequence state

machine from state D to state E. The IP core writes the

value of this signal to the

nego_cm_complete

field of the

START_UP_SEQ

register at offset 0x24.

nego_vss_complete

Input

Indicates the Vendor Specific negotiation is complete.
This signal is available only if you turn on Enable start-up

sequence state machine in the CPRI v6.0 parameter

editor.
Asserting this signal advances the start-up sequence state

machine from state E to state F. The IP core writes the

value of this signal to the

nego_vss_complete

field of the

START_UP_SEQ

register at offset 0x24.

nego_l1_timer_expired

Input

If you do not turn on Enable L1 inband protocol

negotiator in the CPRI v6.0 parameter editor, drive this

signal from your user-defined L1 timer to indicate that the

L1 timer has expired.
Note that if you do not turn on Enable L1 inband

protocol negotiator, user logic is expected to maintain an

L1 timer outside the IP core.
This signal is available only if you turn on Enable start-up

sequence state machine in the CPRI v6.0 parameter

editor.
If you also turn on Enable L1 inband protocol negotiator

in the CPRI v6.0 parameter editor, you should tie this

signal low so it does not interfere with the internal L1

timer.

3-8

Start-Up Sequence Following Reset

UG-01156

2014.08.18

Altera Corporation

Functional Description

Send Feedback