Round_trip_delay register, Xcvr_bitslip register, Round_trip_delay register -19 – Altera CPRI v6.0 MegaCore Function User Manual
Page 108: Xcvr_bitslip register -19
Bits
Field Name
Type
Value on
Reset
Description
23
rx_ex_
delay_
valid
RC
1'b0
Indicates that the
rx_ex_delay
field has been updated.
22:
RX_
BUF_
DEPTH
Reserved
UR0
0
(
RX_
BUF_
DEPTH
-
1):0
rx_ex_
delay
RO
0
Rx buffer extended delay measurement result. Unit is
cpri_
clkout
clock periods.
Related Information
•
on page 3-41
•
Extended Delay Measurement Interface
ROUND_TRIP_DELAY Register
Table 5-25: CPRI v6.0 IP Core ROUND_TRIP_DELAY Register at Offset 0x58
Bits
Field Name
Type
Value on
Reset
Description
31:10
Reserved
UR0
22'b0
9:0
round_
trip_
delay
RO
10'b0
Measured round-trip delay from
aux_tx_rfp
to
aux_rx_rfp
.
Unit is
cpri_clkout
clock periods..
XCVR_BITSLIP Register
Table 5-26: CPRI v6.0 IP Core IXCVR_BITSLIP Register at Offset 0x5C
Bits
Field Name
Type
Value on
Reset
Description
31:21
Reserved
UR0
11'b0
UG-01156
2015.02.16
ROUND_TRIP_DELAY Register
5-19
CPRI v6.0 IP Core Registers
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)