Signals, Signals -4 – Altera Floating-Point User Manual
Page 96

Time
Event
102.5 ns
Output value: FF80 0000h
The natural logarithm of zero is negative infinity.
5 ns
data[]
value: 8000 0000h
This is a negative number.
107.5 ns
Output value: FFC0 0000h
Exception handling ports:
nan
asserts
The natural logarithm of a negative value is invalid. Therefore, the output produced
is a NaN.
30 ns
data[]
value: 0040 0000h
The is a denormal value.
132.5 ns
Output value: FF80 0000h
As denormal numbers are not supported, the input is forced to zero before going
through the logarithm function. The natural logarithm of zero is negative infinity.
45 ns
data[]
value: 0080 0000h
This is the smallest valid input. All the input bits are 0 except the LSB of the
exponent field.
147.5 ns
Output value: C2AE AC50h
60 ns
data[]
value: 3F80 0000h
The input value 3F80 0000h is equivalent to the actual value,
1.0 × 20 = 1.
152.5 ns
Output value: 0000 0000h
Exception handling ports:
zero
asserts
Since In 1 results in zero, it produces an output of zero.
Signals
12-4
Signals
UG-01058
2014.12.19
Altera Corporation
ALTFP_LOG
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)