Altera Floating-Point User Manual
Page 155
Table 18-9: ALTERA_FP_FUNCTIONS Parameters: Performance Tab
Category
Parameter
Values
Descriptions
Target
Goal
• Frequency
• Latency
• Combined
If the Goal is the frequency,
then the Target is the desired
frequency in MHz. This,
together with the target
device family, will determine
the amount of pipelining. If
the Goal is latency, then the
Target is the desired latency.
If the Goal is Combined then
two Targets are displayed,
one is the desired frequency
in MHz, one is the target
latency in cycles. When you
set the Goal parameter to
frequency, the default value
is 200 MHz When you set
the Goal parameter to
latency, the default value is 2.
Target
Any Positive
Integer
Enable Hard
Floating Point
Turn on, Turn Off
Allows you to chose whether
Hard Floating Point DSP
Blocks will be used to
implement the function on
devices with those features
18-28
ALTERA_FP_FUNCTIONS Parameters
UG-01058
2014.12.19
Altera Corporation
ALTERA_FP_FUNCTIONS IP Core
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)