Altera Floating-Point - Manual (Page 42)

ALTERA_FP_ACC_CUSTOM IP Core
4
2014.12.19
UG-01058 Subscribe
Send Feedback
ALTERA_FP_ACC_CUSTOM Features
The ALTERA_FP_ACC_CUSTOM IP core offers the following features:
• Supports frequency driven cores.
• Supports VHDL RTL generation.
• Supports customization of the required range of the input and output values.
ALTERA_FP_ACC_CUSTOM Output Latency
The amount of latency is driven by the target frequency and the selected device family. You must set the
desired frequency and the target device before generating the IP core. The IP core reports the latency
when you set the parameters and when you generate the IP core. Then, use the reported latency to
incorporate the IP core into your design.
ALTERA_FP_ACC_CUSTOM Resource Utilization and Performance
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134