Altera Floating-Point User Manual
Page 101
Table 13-4: ALTFP_ATAN Parameters
Parameter
Name
Type
Required
Description
WIDTH_EXP
Integer
Yes
Specifies the precision of the exponent. The bias of the
exponent is always set to
2
(
WIDTH_EXP
-1) -1 (that is,
127
for
single-precision format). The value of
WIDTH_EXP
must be
8
for single-precision format. The default value for
WIDTH_
EXP
is
8
.
WIDTH_MAN
Integer
Yes
Specifies the precision of the mantissa. The value of
WIDTH_
MAN
must be
23
when
WIDTH_EXP
is
8
. The default value for
WIDTH_MAN
is
23
.
PIPELINE
Integer
Yes
The number of pipeline is fixed for the mantissa width and
some internal parameter. For the correct settings, refer to
Table 12–1 on page 12–2.
ROUNDING
Integer
No
Specifies the rounding mode. The default value is
TO_
NEAREST
. Other rounding modes are not supported.
UG-01058
2014.12.19
ALTFP_ATAN Parameters
13-3
ALTFP_ATAN IP Core
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)