Altera_fp_functions signals, Altera_fp_functions signals -24, Altera_fp_functions – Altera Floating-Point User Manual
Page 151
ALTERA_FP_FUNCTIONS Signals
Figure 18-1: ALTERA_FP_FUNCTIONS Signals
clk
b (1), (2)
ALTERA_FP_FUNCTIONS
q
(1)
a (1)
areset
1) The floating point and fixed point data widths determine the port width of this port.
2) This port is not relevant for convert and square root functions.
Table 18-6: ALTERA_FP_FUNCTIONS Input Signals
Port Name
Required
Description
clk
Yes
All input signals must be synchronous to this clock.
areset
Yes
Asynchronous active-high reset. Deassert this signal synchronously to
the input clock to avoid metastability issues.
en
No
Global enable signal. This signal is optional.
a
Yes
Data input signal.
b
Yes
Data input signal (where applicable).
s
Yes
Select port for Add/Sub function.
c
Yes
Data port for integer exponent port for LDExp function.
Table 18-7: ALTERA_FP_FUNCTIONS Output Signals
Port Name
Required
Description
q
Yes
Data output signal.
18-24
ALTERA_FP_FUNCTIONS Signals
UG-01058
2014.12.19
Altera Corporation
ALTERA_FP_FUNCTIONS IP Core
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)