Altera Floating-Point User Manual
Page 62

Parameter Name
Type
Required
Description
OPTIMIZE
String
No
Specifies whether to optimize for area or for speed.
Values are
AREA
and
SPEED
. A value of
AREA
optimizes
the design using less total logic utilization or resources.
A value of
SPEED
optimizes the design for better
performance. If this parameter is not specified, the
default value is
SPEED
.
PIPELINE
Integer
No
Specifies the number of clock cycles needed to produce
the result. For the single-precision format, the latency
options are
33
,
14
or
6
. For the double-precision
format, the latency options are
61
,
24
or
10
.
For the single-extended precision format, the value
ranges from a minimum of
41
to a maximum of
61
.
For the low-latency option, the latency is determined
from the mantissa width. For a mantissa width of
31
to
40
bits, the value is
8
or
18
. For a mantissa width of
41
bits or more, the value is
10
or
24
.
6-8
ALTFP_DIV Parameters
UG-01058
2014.12.19
Altera Corporation
ALTFP_DIV IP Core
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)