Altera Floating-Point - Manual (Page 81)

ALTFP_INV IP Core
10
2014.12.19
UG-01058 Subscribe
Send Feedback
You can use the ports and parameters available to customize the ALTFP_INV IP core according to your
application.
ALTFP_INV Features
The ALTFP_INV IP core offers the following features:
• Inverse value of a given input.
• Optional exception handling output ports such as
zero
,
division_by_zero
,
underflow
, and
nan
.
Output Latency
The output latency options for the ALTFP_INV megafunction differs depending on the precision
selected, the width of the mantissa, or both.
Precision Mantissa Width Latency (in clock cycles)
Single 23 20
Double 52 27
Single Extended
31 – 39 20
40 – 52 27
ALTFP_INV Truth Table
Table 10-1: Truth Table for Inverse Operations
DATA[] SIGN BIT RESULT[] Underflow Zero Division_by_
zero
NaN
Normal 0/1 Normal 0 0 0 0
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134