Altera Floating-Point User Manual
Page 86
Parameter Name
Type
Required
Description
WIDTH_MAN
Integer
Yes
Specifies the value of the mantissa. If this parameter
is not specified, the default is
23
. When the
WIDTH_
EXP
parameter is
8
and the floating-point format is
single-precision, the
WIDTH_MAN
parameter value
must be
23
. Otherwise, the value of the
WIDTH_MAN
parameter must be a minimum of
31
. The value of
the
WIDTH_MAN
parameter must be greater than the
value of the
WIDTH_EXP
parameter. The sum of the
WIDTH_EXP
and
WIDTH_MAN
parameters must be less
than
64
.
PIPELINE
Integer
Yes
Specifies the amount of latency in clock cycles used
in the ALTFP_INV megafunction. Create the
ALTFP_INV megafunction with the MegaWizard
Plug-In Manager to calculate the value for this
parameter.
ROUNDING
String
No
Specifies the rounding mode. The default value is
TO_NEAREST
. Other rounding modes are not
supported.
10-6
Parameters
UG-01058
2014.12.19
Altera Corporation
ALTFP_INV IP Core
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)