Altera Floating-Point - Manual (Page 105)

ALTFP_ABS IP Core
15
2014.12.19
UG-01058 Subscribe
Send Feedback
ALTFP_ABS Features
The ALTFP_ABS IP core offers the following features:
• Absolute value of a given input.
• Optional exception handling output ports such as
zero
,
division_by_zero
,
overflow
,
underflow
,
and
nan
.
• Carry-through exception ports from other floating-point modules that act as inputs to the
ALTFP_ABS IP core.
ALTFP_ABS Output Latency
The output latency options for the ALTFP_ABS IP core are the same for all three precision formats—
single, double, and single-extended. The options available are zero without pipeline, and 1 clock cycle.
ALTFP_ABS Resource Utilization and Performance
This table lists the resource utilization and performance information for the ALTFP_ABS IP core. The
information was derived using the Quartus II software version 10.0.
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134