Altera Floating-Point User Manual
Page 139

Family
Function Precision Scale
By Pi
Latenc
y
f
MAX
ALM
s
M10K M20K
DSP
Blocks
Logic Registers
Primary
Secondary
Cyclone V
(5CGXFC
7D6F31C
7)
Arccos
Single
0
42
217.2 857
9
--
8
1,701
107
Single
1
47
196.2
7
943
9
--
9
1,887
104
Double
0
113
196.5 3,95
7
31
--
37
9,739
343
Double
1
123
210.1
7
4,21
8
31
--
40
10,353
333
Arcsin
Single
0
35
222.6
2
757
9
--
8
1,464
65
Single
1
40
215.1
9
844
9
--
9
1,627
111
Double
0
101
201.6
5
3,81
6
31
--
41
9,709
334
Double
1
112
197.7
1
4,04
6
31
--
44
10,383
260
Arctan
Single
0
33
227.5
8
706
7
--
6
1,266
92
Single
1
38
206.3
1
787
7
--
7
1,434
90
Double
0
98
188.7
9
2,92
0
24
--
31
7,154
297
Double
1
109
180.4
1
3,19
6
24
--
34
7,875
297
18-12
ALTERA_FP_FUNCTIONS Resource Utilization and Performance
UG-01058
2014.12.19
Altera Corporation
ALTERA_FP_FUNCTIONS IP Core
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)