Rainbow Electronics ATmega128L - Manual (Page 165)

165
ATmega128(L)
2467B–09/01
USART
The Universal Synchronous and Asynchronous serial Receiver and Transmitter
(USART) is a highly flexible serial communication device. The main features are:
•
Full Duplex Operation (Independent Serial Receive and Transmit Registers)
•
Asynchronous or Synchronous Operation
•
Master or Slave Clocked Synchronous Operation
• High Resolution Baud Rate Generator
•
Supports Serial Frames with 5, 6, 7, 8 or 9 Data Bits and 1 or 2 Stop Bits
•
Odd or Even Parity Generation and Parity Check Supported by Hardware
•
Data OverRun Detection
•
Framing Error Detection
•
Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
•
Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
•
Multi-processor Communication Mode
•
Double Speed Asynchronous Communication Mode
Dual USART The ATmega128 has two USART’s, USART0 and USART1. The functionality for both
USART’s is described below. USART0 and USART1 have different I/O registers as
shown in
“Register Summary” on page 323. Note that in ATmega103 compatibility
mode, USART1 is not available, neither is the UBRR0H or UCRS0C registers. This
means that in ATmega103 compatibility mode, the ATmega128 supports asynchronous
operation of USART0 only.
Overview A simplified block diagram of the USART transmitter is shown in Figure 78. CPU acces-
sible I/O registers and I/O pins are shown in bold.