Rainbow Electronics DS21458 - Manual (Page 237)

DS21455/DS21458 Quad T1/E1/J1 Transceivers
237 of 270
Figure 36-10. Transmit Side 2.048MHz Boundary Timing (With Elastic Store
Enabled)
NOTES:
1) TSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 is ignored.
2) TCHBLK is programmed to block channel 31 (if the TPCSI bit is set, then the signaling data at TSIG
will be ignored).
3) TCHBLK is forced to one in the same channels as TSER is ignored (Note 1).
4) The F-bit position for the T1 frame is sampled and passed through the transmit side elastic store into
the MSB bit position of channel 1. (Normally the transmit side formatter overwrites the F-bit position
unless the formatter is programmed to pass-through the F-bit position).
LSB F LSB MSB
CHANNEL 1 CHANNEL 32
A B C/A D/B A B C/A D/B
TSYSCLK
TSER
TSSYNC
TSIG
TCHCLK
TCHBLK
CHANNEL 31
A
CHANNEL 31 CHANNEL 32 CHANNEL 1
1 4
2,3